Success! RGMII PHY came out of reset fine, negotiated a link at gigabit with my upstream switch, and the FPGA is getting an RGMII RX clock.
Didn't take it all the way to passing packets but that's a lot more signs of life than I had when the power rail wasn't turning on :)