@whitequark @dlharmon Because I was getting failure states that were logically impossible and could only be explained by a flop being both high and low while sampled by other logic.
@whitequark @dlharmon And adding a 2-flop sync between the rx pin and the existing uart core completely eliminated the problem.