Back

@whitequark @dlharmon I wrote this uart core on an xc3s50a as one of my first FPGA projects ever.

Kept on using it for years afterward and always just assumed that my random data drops were EMI or signal integrity problems or something l.

Then one day I took a closer look at my RTL from 2010 and realized what was happening.